This release note covers the initial features of the TASKING TriCore v6.3r1 Inspector v1.0r5.
For release notes prior to v1.0r5, please visit the TASKING TriCore Inspector support website.
TriCore v6.3r1 Inspector v1.0r5 is based on the TASKING VX-toolset for TriCore v6.3r1 patch 2. Inspector operates identically to the VX-toolset (except for the issue detection) down to the linker.
Generation of the final executable image by the linker has been disabled.
Components of the VX-toolset dealing with the final executable image, library sources and examples have been removed from the product.
Components modified for the issue detection have been renamed with prefix insp_ (insp_cctc, insp_cptc, insp_ctc, insp_astc, insp_ltc).
You can use the TASKING Inspector v1.0r5 for the TASKING VX-toolset for TriCore v6.3r1 product and any of the patches, with the following restrictions:
All executable files in this release have the following build number: Build 24041252.
By default, Inspector detects and reports full set of supported issues. The following options allow the user to customize this set:
--ignore=<issue-id>,... - disables detection of specified issues.
--detect=<issue-id>,... - disables detection of all issues and enables detection of specified issues only.
These options are supported by the Control Program, C/C++ Compiler, Assembler and Linker. Issue ID corresponds to issue's identification on the TASKING Issue Portal.
Inspector indicates issue detection by producing a warning message in two possible ways:
1. Definite detection.
Reported when Inspector can guarantee by detector's construction that the processed code is affected by the triggered issue. Note that the affected code may still be removed from the final executable image by subsequent optimizations or linker - this requires manual verification.
Example: ctc W999: [7/12] [INSP] detected occurrence of issue TCVX-44043.
2. Potential detection.
Reported when the issue is triggered, but Inspector cannot guarantee that the processed code has been affected. Location and/or some additional information will be reported to facilitate manual verification by the user.
Example: ltc W998: [2/51] [INSP] detected potential occurrence of issue TCVX-43994.
3. No detection.
No definite or potential issues detected for the enabled list of detectors.
Example: [INSP] No definite or potential issues detected for the enabled list of detectors
Some potential detectors produce a lot of false positives. To narrow the processing, assembly comparison mode is introduced.
--detect-asm=<issue-id> - with this option Inspector only detects a single specified issue.
After initial potential detection Inspector generates two instances of the assembly code - affected and not affected by the issue.
If the comparison of these generated assembly files produces any meaningful difference, Inspector reports it and indicates locations of the generated files for the further analysis.
Inspector supports separate logging of detection messages.
--insp-log=<file> - with this option all detection messages are duplicated into the specified file.
The log file is written in append mode and clearing it at the right moment is your responsibility.
The logging mechanism supports concurrent writing for the multi-threaded build, but file locking over network is unreliable, so it should not be used with a remotely located log file.
Detector | Summary | SIL level | Inspector component(s) | Assembly comparison | Issue detection |
---|---|---|---|---|---|
TCVX-39025 | LSL: prevent an allocation of the user stack in the PCP memory | SIL-2 | insp_ltc | Definite | |
TCVX-39753 | Call graph not correct for aliases | SIL-2 | insp_ctc | Potential | |
TCVX-40928 | AURIX multi-core: hex file does not contain code for cloned functions in ROM | SIL-2 | insp_ltc | Definite | |
TCVX-43123 | Assembler astc --core=tc1.6.2 silently processed deprecated instruction mulms.h | SIL-2 | insp_astc | Definite | |
TCVX-43994 | Linker ltc allows duplicate interrupt vectors to be located in vector table | SIL-3 | insp_ltc | Potential | |
TCVX-44077 | C compiler generates malloc call for variable length array | SIL-2 | insp_ctc | Definite | |
TCVX-44201 | Linker - clone .text .clone code sections missing in copytable when using --non-romable option | SIL-2 | insp_ltc | Definite | |
TCVX-44224 | Wrong result multiplying two INIFINITY values when using software floating-point library | SIL-3 | insp_ctc | Potential | |
TCVX-44231 | Wrong sizeof result for atomic_flag type | SIL-3 | insp_cptc | Definite | |
TCVX-44237 | Illegal double word access to SFR register range | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44245 | C compiler: wrong code generation when using packed structures with members of 16-bit signed types | SIL-3 | insp_ctc | Potential | |
TCVX-44255 | C compiler: wrong code generation when using packed structures with some members declared as bit fields | SIL-3 | insp_ctc | ✔ | Mixed |
TCVX-44257 | Compiler violates EABI due to 4 byte user stack frame generation | SIL-3 | insp_ctc | Definite | |
TCVX-44267 | Linker: option --whole-archive ignores object modules without exported symbols | SIL-2 | insp_ltc | Definite | |
TCVX-44278 | C++ compiler: generated code results in address 0x0000000 access causing bus trap | SIL-2 | insp_cptc | Potential | |
TCVX-44309 | MISRA C 2012 rule 10.4 checker reports false positive and fails to detect a violation | SIL-3 | insp_ctc | Potential | |
TCVX-44339 | Subnormal values may incorrectly compare equal to zero | SIL-3 | insp_ctc | Potential | |
TCVX-44383 | For non-trapping floating point comparisons: NaN == NaN incorrectly returns true | SIL-3 | insp_ctc | Potential | |
TCVX-44387 | Erroneous code in code compaction function leads to invalid function parameter | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44393 | Compiler issues double word accesses for data located in MCS memory | SIL-3 | insp_ctc | Potential | |
TCVX-44400 | Wrong value is loaded into a 48-bit struct if used as a member of a larger 64-bit struct | SIL-3 | insp_ctc | Potential | |
TCVX-44407 | C compiler front-end may produce imprecise FP result (±1 bit difference) | SIL-4 | insp_ctc, insp_ltc | ✔ | Potential |
TCVX-44417 | Compiler generates wrong code for loops with 64-bit iterators | SIL-2 | insp_ctc | Potential | |
TCVX-44419 | Linker does not insert alignment_protection section when copy_unit is greater than 1 | SIL-2 | insp_ltc | Potential | |
TCVX-44421 | Conversion of float to integer raises "Overflow" instead of "Invalid operation" exception | SIL-3 | insp_ctc | Potential | |
TCVX-44423 | libfprt: subnormal values incorrectly compare equal to zero | SIL-3 | insp_ctc | Potential | |
TCVX-44426 | FPU version of C library is not selected with control program option --fp-model=St | SIL-2 | insp_cctc | Definite | |
TCVX-44437 | Incorrect code for branch target align optimization when tail merging optimization active | SIL-3 | insp_ctc | Definite | |
TCVX-44441 | Incorrect use of a loop instruction | SIL-3 | insp_ctc | Definite | |
TCVX-44443 | Intrinsics __getbyteN and __gethwN may return wrong result | SIL-3 | insp_ctc | Definite | |
TCVX-44453 | Incorrect propagation of __pure__ function call result | SIL-3 | insp_ctc | Definite | |
TCVX-44461 | No error on narrowing conversion from char to bool | SIL-2 | insp_cptc | Potential | |
TCVX-44522 | The __dsync() intrinsic does not always work as a memory fence | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44541 | FP library: QNAN used in IEEE 754 arithmetic operations and in IEEE 754 unordered-quiet predicates leads to incorrect raising of FE_INVALID exception | SIL-2 | insp_ctc | Potential | |
TCVX-44545 | Overlapping sections created when a reserved section is used with a memory fill entry | SIL-2 | insp_ltc | Definite | |
TCVX-44642 | Common subexpression elimination optimization may violate #pragma STDC FENV_ACCESS ON | SIL-3 | insp_ctc | Potential | |
TCVX-44645 | TriCore compiler may generate double word access instructions to peripheral memory | SIL-3 | insp_ctc | Potential | |
TCVX-44670 | Type conversions involving _Bool may produce wrong result | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44674 | The address values for FFT Accelerator in register files for tc26xb are incorrect | SIL-2 | insp_ctc, insp_astc, insp_ltc | Mixed | |
TCVX-44677 | Erroneous code ignoring a break condition in an endless loop | SIL-3 | insp_ctc | Definite | |
TCVX-44684 | Erroneous code generated using generic assembly code optimizations | SIL-3 | insp_ctc | Definite | |
TCVX-44711 | Linker segmentation fault on very long symbol names | SIL-2 | insp_ltc | Definite | |
TCVX-44737 | Compiler generates wrong code | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44738 | C compiler: wrong code generation for float-to-int conversion when using #pragma STDC FENV_ACCESS ON: no FE_INVALID is raised | SIL-2 | insp_ctc | ✔ | Potential |
TCVX-44743 | Control flow simplification optimization may violate #pragma STDC FENV_ACCESS ON | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44744 | Constant propagation optimization may violate #pragma STDC FENV_ACCESS ON | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44751 | Incorrect optimization of left-shift operator | SIL-3 | insp_ctc | Definite | |
TCVX-44753 | Atomic load is removed in some cases | SIL-3 | insp_ctc | Definite | |
TCVX-44759 | C compiler: incorrect optimization of conditional multiple variable access | SIL-3 | insp_ctc | Definite | |
TCVX-44769 | Conversion double-to-float may produce 0 instead of FLT_MIN | SIL-3 | insp_ctc | Potential | |
TCVX-44776 | Function @FLD accepts negative arguments with undefined behavior | SIL-2 | insp_astc | Definite | |
TCVX-44792 | Erroneous code generation due to loop fusion optimization | SIL-3 | insp_ctc | Definite | |
TCVX-44793 | C compiler: missing truncation for cast that is converted to _Bool | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44796 | FPU instructions may corrupt 64-bit integer computations | SIL-4 | insp_ctc | Potential | |
TCVX-44802 | Non EABI compliant bitfield offset used in a struct with a structsize larger than 32 bit | SIL-4 | insp_ctc | ✔ | Mixed |
TCVX-44808 | C compiler: incorrect integer promotion using expression simplification optimization | SIL-3 | insp_ctc | Potential | |
TCVX-44817 | DSP-C: operations on __sfract / __wrap __sfract may produce incorrect results | SIL-4 | insp_ctc | Potential | |
TCVX-44836 | Missing zero-extend for indirect store to _Bool automatic variable | SIL-4 | insp_ctc | Definite | |
TCVX-44839 | DSP-C: Constant folding involving fixed-point types may produce incorrect results | SIL-4 | insp_ctc | Mixed | |
TCVX-44840 | C compiler: Incorrect CSE of VLA size expression | SIL-3 | insp_ctc | Definite | |
TCVX-44843 | C compiler: unexpected "Assertion failed" when using _Alignas for an object with block scope | SIL-3 | insp_ctc | Definite | |
TCVX-44846 | C compiler: flexible array member initialization: diagnostics may be missing | SIL-2 | insp_ctc | Definite | |
TCVX-44872 | Compiler ignores variable value change after this has been passed by reference in a function call | SIL-4 | insp_ctc | Potential | |
TCVX-44878 | Evaluation of floating expressions involving NaN may produce wrong results | SIL-4 | insp_ctc | Potential | |
TCVX-44901 | FP library: incorrect missing FE_INVALID exception | SIL-2 | insp_ctc | Potential | |
TCVX-44903 | Compiler overwrites a complete byte in a bitstruct whereas only two bits are modified | SIL-3 | insp_ctc | Definite | |
TCVX-44907 | Wrong code generation for an if-else statement | SIL-3 | insp_ctc | Potential | |
TCVX-44912 | Optimization ignores __weak__ attribute in the code | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-44913 | Erroneous code generated for C++ code using __disable_and_save and __restore intrinsics | SIL-4 | insp_ctc | Potential | |
TCVX-44935 | User stack demand higher than calculated by the C compiler | SIL-2 | insp_ltc | Potential | |
TCVX-44959 | Control program: incorrect handling of -L option without argument | SIL-2 | insp_cctc | Definite | |
TCVX-45025 | C Compiler: _Bool - incorrect expression evaluation | SIL-3 | insp_ctc | Definite | |
TCVX-45026 | Compiler conducts a signed division instead of an unsigned one in a specific use case | SIL-3 | insp_ctc | Definite | |
TCVX-45028 | C compiler ignores cast in a specific use case for a function return value | SIL-4 | insp_ctc | ✔ | Potential |
TCVX-45041 | Erroneous code when loading a _Bool type variable into a char type using a _Bool pointer in an inline function | SIL-3 | insp_ctc | Potential | |
TCVX-45069 | Flow optimization causes missing read operation | SIL-4 | insp_ctc | Potential | |
TCVX-45074 | Wrong ABS pattern optimization for float or double | SIL-3 | insp_ctc | Definite | |
TCVX-45080 | Invalid strength reduction for subscript with unsigned wraparound | SIL-3 | insp_ctc | Potential | |
TCVX-45091 | Wrong bit-field alignment for a short type member of a struct | SIL-4 | insp_ctc | ✔ | Mixed |
TCVX-45097 | C compiler generates incorrect array index values | SIL-3 | insp_ctc | Definite | |
TCVX-45100 | MISRA global rules are not checked when only one module is supplied | SIL-3 | insp_ctc | Definite | |
TCVX-45101 | An atomic_flag type variable (stdatomic.h) ends up in cached memory | SIL-3 | insp_ctc | Definite | |
TCVX-45104 | Loop invariant code optimization issue | SIL-3 | insp_ctc | Potential | |
TCVX-45105 | Wrong iterator values after jumping into loop | SIL-3 | insp_ctc | Potential | |
TCVX-45112 | Memory access out of bounds due to a missing conversion of the loop increment | SIL-3 | insp_ctc | Definite | |
TCVX-45113 | Signed instead of unsigned division/modulo | SIL-3 | insp_ctc | Definite | |
TCVX-45115 | Erroneous code in a specific switch case | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-45118 | Forward store optimization for weak variable causes NULL pointer dereference | SIL-3 | insp_ctc | Potential | |
TCVX-45146 | Compiler generates ld.da/st.da instructions for copying 8-byte structs in peripheral memory | SIL-3 | insp_ctc | Potential | |
TCVX-45186 | Linker buffer overflow triggered by very long symbol names | SIL-2 | insp_ltc | Definite | |
TCVX-45188 | Invalid floating-point transformation x - x == 0 | SIL-2 | insp_ctc | Potential | |
TCVX-45198 | C compiler: missing cast to short | SIL-2 | insp_ctc | Potential | |
TCVX-45201 | Erroneous code due to a missing cast in a specific use case | SIL-3 | insp_ctc | Definite | |
TCVX-45204 | Erroneous spilling of 64-bit variables | SIL-4 | insp_ctc | Definite | |
TCVX-45206 | Incorrect sign extension for compound operation on bit-field with -OE and --eabi=CD | SIL-3 | insp_ctc | ✔ | Potential |
TCVX-45218 | Erroneous code for do-while loop | SIL-3 | insp_ctc | Potential | |
TCVX-45234 | C Compiler: initialization of an automatic struct member removed by optimizations | SIL-3 | insp_ctc | ✔ | Definite |
These issues have been deemed impossible to detect in any meaningful way during compilation. User manual contains a detailed description of the situation when the issue might occur and how to prevent it.
TASKING products are protected with TASKING license management software.
You need a license key when you install a TASKING product on a computer. When you order a TASKING product from TASKING or one of its distributors, a license key will be sent to you by email or on paper.
See the TASKING License Management (TLM) Support page for information on obtaining a license.
Some TASKING licenses can be limited to a maximum number of parallel processes per user (seat). When the maximum number of parallel processes is reached a new client process is set to waiting until the number of running client processes under the same license seat is below the process limit.
You can set the TSK_PROCESS_WAIT
option in licopt.txt
, or as an environment variable, to the parallel process time-out (default: unlimited). This specifies the number of seconds the system is allowed to wait for a process to run if the maximum number of parallel processes permitted by the license is already running.
You can set the TSK_LOG_VERBOSE
option in licopt.txt
, or as an environment variable,
to different verbose levels. With level 3 or higher, detailed license configuration information is shown, which is useful
for debugging licensing problems. For example, it shows the environment variables or options used, the license key and
the search path.
You can now define a named pool of specific licenses on the local license server.
A license pool is useful to specify that the licenses for one or more products shall be grouped together. This can be the case for example when your license agreement has constraints on geographical location, such as a single site license, country license or continental license. In that case you can put all product licenses that are allowed to be used by a specific location into a license pool.
Pool names for TASKING products released after March 2023 have the syntax
POOL-name
, where the name is free to choose from 1 up to 14 characters.
Pool names are also supported with existing TASKING products, as long as you use the new local license
server and specify the pool names in the fixed format
POOL-xxxx-xxxx-xxxx
.
Note that you also need to use this fixed pool name format if you are mixing older and newer
TASKING products.
The PRODUCT
keyword has been deprecated, but still works for backwards compatibility.
You can now set the TSK_LICENSE_WAIT
option in licopt.txt
to a
configurable time period to wait for a free license seat to become available instead of directly
terminating when a license request is denied.